In this paper, a new auto-tuning digital technique is reported for continuous-time filters over VHF (very high frequency) applications, based on phase detector. By using a 0.35 μm Mixed Signal CMOS process, changes in frequency response of a 3rd-order low pass filter can be tuned with a 3% error over the designed value. This technique confirms the feasibility of the proposed scheme in continuous-time filter applications. The system consumes less area, power and tuning time than other proposed schemes. Simulated results show the building viability in a 10 MHz low pass filter.
INTRODUCTION
The continuous-time technique has been used to implement filters where high frequency at low cost of silicon and power is required, instead of the switchedcapacitor or switched-current approaches [1] - [3] . The low cost CMOS technology is a good choice if the requirement of accuracy is relaxed and is the most economical solution if the whole system is implemented in a pure digital process. Among high speed signal processing applications, it is widely used in the IF band pass sections of RF front-end circuits and in the hard disk drive industry. These applications demand continuoustime filters with variable bandwidths over a wide range [4] . A possible solution could be to use discrete tuning for IF filters, in the same way that this technique is being used in other high frequency applications, such as IFbaseband strips [5] or read-channel filters [6] . On the other hand, we must not overlook the problems encountered on the analogue part in the current digital CMOS processes associated with the scaling down and low-voltage operation. Among these, the reduced dynamic range is of concern, making difficult conventional continuous tuning to compensate technological and temperature spreads. So, it is necessary to provide an on-chip automatic tuning scheme to achieve an accurate filter performance [7] - [8] . This circuit tunes the characteristic filter frequency in order to compensate fabrication tolerances, temperature variations and ageing. We can take advantage of the simplicity of the digital control algorithms to adjust the tuneable analogue part, thus yielding a considerable saving of area and power.
In this paper, an innovative digital frequency auto-tuning technique is presented for use in integrated continuoustime filters which is simpler than other schemes [9] - [10] and which needs less silicon and power. A 4-bit digitally auto-tuned third order low-pass filter was simulated using this technique yielding a 10 MHz fixed cut-off frequency low-pass filter with an error below 3% and tuning time lower than 1.6 µs. Simulation results and Monte Carlo analysis show the implementation viability which are presented in this communication. Section 2 describes the overall system and its basic component blocks. With special emphasis, it is described the phase detector block which carries out the main operation in the new auto-tuning technique. Section 3 presents the proposed phase detector deep viability study with simulation results and Monte Carlo analysis. Conclusions are given in Section 4.
SYSTEM DESCRIPTION

Auto-Tuning Scheme
The whole system is made up of four blocks: an analogue filter with digitally tuneable characteristic frequency, a delayer stage, a phase detector and a double clock up/down inputs counter. The global system arrangement is depicted in Figure 1 . A high accuracy reference harmonic signal V ref at desired filter characteristic frequency is fed into the system. This signal goes through the digitally tuneable analogue filter, yielding signal A, and into the delayer block, yielding signal B. At filter output, the signal suffers a known delay which depends on the filter type and its characteristic frequency. The delayer block must provide the same delay that the filter would produce in the desired characteristic frequency. Only when the filter is The filter and delayer outputs are led into the phase detector in order to compare their relative phases. This block generates one pulse per cycle in the C d (down) output, when the filter output signal goes ahead, and one pulse per cycle in the C u (up) output when the filter signal is delayed. In this way, C u and C d signals control the up/down counter, the state of which is used to control the digitally tuneable analogue filter. When parameters such as programmability range, phase detector resolution and up/down counter bits are properly selected, the system stabilizes at the state with the filter tuned at a characteristic frequency closest to the reference signal frequency. In this work, the 4-bit digitally tuneable filter was modelled using Spectre-AHDL language and reproduces the behaviour of a Butterworth third order low pass filter. Figure 2 shows the delay with regard to the signal frequency, for each programming word value, zc. As can be observed, the filter characteristic frequency can be linearly adjusted from 7 MHz to 13 MHz using the controlling 4-bit digital word. A 10 MHz characteristic frequency filter was selected in order to prove the technique viability. The delayer block can be implemented in several ways depending on the filter phase response. To show the proposed system functionality a VerilogA-described delayer cell was used in this work. A standard 4-bit up/down binary counter with reset, enable and separate up/down clocks was used with minimal changes; a control which prevents 0 to 2 n -1 and 2 n -1 to 0 transitions was implemented. On the other hand, the more significant bit was stored in T flip-flops with reset control, while the rest of the bits where stored using T flip-flops with set control. In this way the system starts to count from 2 n-1 -1=7 after a reset signal instead of starting from 0 or 2 n -1.
Phase Detector Block Overview
The signals to be compared, A and B, are driven through VerilogA-described identical comparators to provide digital square shape signals to the next stages, A C and B C as shown in Figure  4 ). These different path delays ensure that the reset signal resets the flip-flops faster than the clock signal changes the flip-flop state, and also set the matching resolution between the phases of the filter output signal and the delayer output signal, as we can be seen in the next section. The phase detector is the most delicate block in the auto-tuning system as it requires precise clock path delay stages between A C and B C and flip-flop clocks and resets.
Phase Detector Operation Principle
The phase detector must provide a pulse per cycle in C d and no change in C u when A is ahead, and a pulse per cycle in C u and no pulse in C d when B is ahead. To prevent undesired pulses, A C to C d delay (CPD) and B C to C u delay (same delay) must be longer than the delay via reset (B C to C d /C u if A C arrives first at the NAND gate). Furthermore, the system must not discriminate A to B lags shorter than a certain quantity if we want the system stabilizes at the best possible digital word. Imagine A is ahead of B and let us call this lag ABD (see Figure 4) . The A C rise forces the flip-flop to load D value, which is fixed at 1, after CPD. This produces a rise in the C d signal and the up/down counter counts down 1 (see Figure 3 and 4) . When the B C rise occurs, it changes the NAND gate state causing activation of the flip-flop reset and the C d signal to drop after the Reset Path Delay RPD=ND + RD. The pulse width generated in C d is equal to ABD+RPD-CPD. When ABD ≤ CPD -RPD there is no pulse in C d . As the lag from the B c rise up to C u rise is CPD too, the C u state does not change and there is no pulse in C d nor C u . The phase detector operation principle is based on achieving an accurate delay difference between the CPD lag and RPD lag. Because of the symmetry of the system with regard to the A C and B C signals the same occurs if B C is ahead.
Timing Calculation
As shown in Section 2.3, a pulse is generated if the lag between A and B (ABD) is bigger than the Relative Delay between Clock path and Reset path, RDCR=CPD-RPD. The phase detector does not react for shorter values of ABD than RDCR, this quantity fixes the matching accuracy between the characteristic frequencies of the tuned system and the desired filter function. This lag must be calculated according to the desired characteristic frequency, tuning bit number and characteristic frequency accuracy attained at the integrated filter. Two timing restrictions must be achieved. Firstly, the system must reach the best possible digital word and secondly it must stabilize at this word without generating any pulse at either the C u or the C d outputs. To achieve the first aim, the phase detector must perceive any delay longer than the ABD at this digital word. The most restrictive case is when the desired frequency matches a digital word exactly, as at zc=5 for the Filter I in Figure 5 (where the representation of ABD versus the tuning digital word is depicted for two filters with near characteristic frequencies). In this situation RDCR must be shorter than the shortest between at zc=4 and at zc=6 delay. In Figure 5 this condition is satisfied if RDCR < 1.56 ns. On the other hand, the system must stabilize at the desired state, to ensure this situation the phase detector has not to notice delays shorter than the delay achieved at this state. In this case the worst situation is when the desired frequency matches exactly in the middle between two consecutive digital words, as at zc=4 and zc=5 for the Filter II in Figure 5 . RDCR must be longer than the longest ABD at these digital words. From Figure 5 we see that this is satisfied if RDCR > 0.80 ns. Therefore, we can summarize that
where zc ∞ is the programming word at the stable state.
PHASE DETECTOR VIABILITY STUDY: SIMULATION RESULTS
Section 2 conclude the phase detector requires precise relative delay path implementation between reset and clock paths, RDCR. In our example, the phase detector RDCR must satisfy, 0.80 ns < RDCR < 1.56 ns to ensure the system stabilizes at the best digital word. A good choice is 1.20 ns but this lag could change due to mismatching, ageing and working conditions. To ensure the viability of the system several simulations were carried out. In Figure 3 Figure 6 represents tuneable filter parameters after the tuning process for 100 tuneable filters with Starting Cut-Off Frequency (frequency at zc=7) in the 6.8MHz-12.8MHz range. This interval represents a ±30% span from a nominal wanted 9.8MHz cut-off frequency, to consider potential changes in process and environment. Note that the final error is lower than 3%. The maximum tuning time was only 1.6 µs. In Figure 7 RPD, CPD and RDCR dependences with ABD are presented. We can see this dependence is appreciable only when the relative (A c , B c ) lag is shorter than 1.3 ns. At working frequencies this issue does not limit the tuning range (at any ABD value, RDCR < 1.20 ns) but to reach higher characteristic frequency filters, the implementation must be done using faster technologies with a shorter channel length. Figure 8 and Table 1 depict phase detector Monte Carlo analysis results. This analysis was carried out without correlation definition for any element and taking into account both, mismatch and process alteration. Analysis results predict a RDCR compatible with the calculated values, consequently the building process will not significantly affect the phase detector resolution if a careful layout is developed.
CONCLUSIONS
A new auto-tuning technique for continuous-time filter is presented in this paper. Working principle is based on a phase detector with accurate relative path delays implementation. Preliminary studies show the phase detector building viability. The tuning scheme was shown on a Butterworth third-order low-pass filter yielding a 10 MHz cut-off frequency filter with an error lower than 3% and a tuning time of 1.6µs. 
